NEWS
The 2025 AD Scientific Index is here—explore updated university and researcher rankings!
New! Young University / Institution Rankings 2025
New! The 2025 Edition of the AD Scientific Index is now live!
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
"Exciting Update! The 2025 Edition of the AD Scientific Index is now live!
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
login
Login
person_add
Register
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Top Lists
Bipasha Nath
National Taiwan University of Science & Technology - Taipei City / Taiwan
Others
AD Scientific Index ID: 5532790
國立臺灣科技大學
Edit Form
Registration, Add Profile,
Premium Membership
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Congresses (0)
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Bipasha Nath's MOST POPULAR ARTICLES
1-)
Design of low noise high speed novel dynamic analog comparator in 65nm technologyA Majumder, M Das, B Nath, AJ Mondal, BK Bhattacharyya2016 26th International Conference Radioelektronika (RADIOELEKTRONIKA), 115-120, 2016142016
2-)
LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop ApplicationsP Bhattacharjee, B Nath, A MajumderarXiv preprint arXiv:1805.07409, 201872018
3-)
Binary counter based gated clock tree for integrated CPU chipB Nath, A Majumder2017 IEEE International Symposium on Nanoelectronic and Information Systems …, 201762017
4-)
A 23.52 μW/0.7 V multi-stage flip-flop architecture steered by a LECTOR-based gated clockP Bhattacharjee, A Majumder, B NathIEIE Transactions on Smart Processing & Computing 6 (3), 220-227, 201762017
5-)
Design of ultra low power novel 3-bit flash ADC in 45nm CMOS technologyM Das, B Nath, D Sarkar, A Kar, A Majumder2015 International Conference on Smart Technologies and Management for …, 201562015
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept