NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 221 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
Login
Register & Pricing
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Hiroshi Makino
Osaka Institute of Technology - Osaka / Japan
Others
AD Scientific Index ID: 352819
大阪工業大学
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Hiroshi Makino's MOST POPULAR ARTICLES
1-)
Semiconductor memory deviceK Nii, S Obayashi, H Makino, K Ishibashi, H ShinoharaUS Patent 7,502,275, 20092302009
2-)
An 8.8-ns 54/spl times/54-bit multiplier with high speed redundant binary architectureH Makino, Y Nakase, H Suzuki, H Morinaka, H Shinohara, K MashikoIEEE Journal of Solid-State Circuits 31 (6), 773-783, 19962301996
3-)
Semiconductor device cell having regularly sized and arranged featuresH MakinoUS Patent 6,635,935, 20032072003
4-)
A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuitsS Ohbayashi, M Yabuuchi, K Nii, Y Tsukamoto, S Imaoka, Y Oda, ...IEEE journal of solid-state circuits 42 (4), 820-829, 20071952007
5-)
Leading-zero anticipatory logic for high-speed floating point additionH Suzuki, H Morinaka, H Makino, Y Nakase, K Mashiko, T SumiIEEE Journal of Solid-State Circuits 31 (8), 1157-1164, 20021662002
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept