NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 221 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
Login
Register & Pricing
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Irith Pomeranz
Purdue University - West Lafayette / United States
Others
AD Scientific Index ID: 1602746
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Co-Authors
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Irith Pomeranz's MOST POPULAR ARTICLES
1-)
Transient-fault recovery for chip multiprocessorsM Gomaa, C Scarbrough, TN Vijaykumar, I Pomeranz30th Annual International Symposium on Computer Architecture, 2003 …, 20034742003
2-)
COMPACTEST: A method to generate compact test sets for combinational circuitsI Pomeranz, LN Reddy, SM ReddyIEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 19934431993
3-)
Transient-fault recovery using simultaneous multithreadingTN Vijaykumar, I Pomeranz, K ChengACM SIGARCH Computer Architecture News 30 (2), 87-98, 20024412002
4-)
Techniques for minimizing power dissipation in scan and combinational circuits during test applicationV Dabholkar, S Chakravarty, I Pomeranz, S ReddyIEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 19983831998
5-)
Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuitsS Kajihara, I Pomeranz, K Kinoshita, SM ReddyProceedings of the 30th International Design Automation Conference, 102-106, 19933391993
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept