NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 221 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
Login
Register & Pricing
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Lars Heineck
Micron Technology Inc - - / United States
Others
AD Scientific Index ID: 4523480
-
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Lars Heineck's MOST POPULAR ARTICLES
1-)
A highly manufacturable deep trench based DRAM cell layout with a planar array device in a 70nm technologyJ Amon, A Kieslich, L Heineck, T Schuster, J Faul, J Luetzen, C Fan, ...IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004., 73-76, 2004392004
2-)
Memory cells, arrays of memory cells, and methods of forming memory cellsL Heineck, J GuhaUS Patent 8,361,856, 2013362013
3-)
Arrays of vertically-oriented transistors, memory arrays including vertically-oriented transistors, and memory cellsLP Heineck, JT DoeblerUS Patent 9,036,391, 2015352015
4-)
Method of fabricating a Si3N4/polycide structure using a dielectric sacrificial layer as a maskP Coronel, P Costaganna, L HeineckUS Patent 6,342,452, 2002332002
5-)
Memory cell array and method of forming the sameM Popp, F Jakubowski, J Holz, L HeineckUS Patent 7,274,060, 2007312007
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept