NEWS
The 2025 AD Scientific Index is here—explore updated university and researcher rankings!
New! Young University / Institution Rankings 2025
New! The 2025 Edition of the AD Scientific Index is now live!
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
"Exciting Update! The 2025 Edition of the AD Scientific Index is now live!
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
login
Login
person_add
Register
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Top Lists
Mark Neishabouri
Tesla - / United States
Engineering & Technology / Computer Science
AD Scientific Index ID: 4483888
Edit Form
Registration, Add Profile,
Premium Membership
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Congresses (0)
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Mark Neishabouri's MOST POPULAR ARTICLES
1-)
Reliability aware NoC router architecture using input channel buffer sharingMH Neishaburi, Z ZilicProceedings of the 19th ACM Great Lakes symposium on VLSI, 511-516, 2009622009
2-)
An efficent dynamic multicast routing protocol for distributing traffic in NOCsM Ebrahimi, M Daneshtalab, MH Neishaburi, S Mohammadi, ...2009 Design, Automation & Test in Europe Conference & Exhibition, 1064-1069, 2009292009
3-)
ERAVC: Enhanced reliability aware NoC routerMH Neishaburi, Z Zilic2011 12th International Symposium on Quality Electronic Design, 1-6, 2011282011
4-)
Enabling efficient post-silicon debug by clustering of hardware-assertionsMH Neishaburi, Z Zilic2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010 …, 2010222010
5-)
A fault tolerant hierarchical network on chip router architectureMH Neishaburi, Z ZilicJournal of Electronic Testing 29, 485-497, 2013202013
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept