NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 221 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
Login
Register & Pricing
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
P Balasubramanian
Nanyang Technological University - Jurong West / Singapore
Others
AD Scientific Index ID: 429085
南洋理工大学
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Co-Authors
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
P Balasubramanian's MOST POPULAR ARTICLES
1-)
A fault tolerance improved majority voter for TMR system architecturesP Balasubramanian, K PrasadWSEAS Transactions on Circuits and Systems 15, Article #14, 108-122, 2016582016
2-)
Hardware Optimized and Error Reduced Approximate AdderP Balasubramanian, DL MaskellElectronics 8 (11), Article #1212, 1-15, 2019472019
3-)
High speed gate level synchronous full adder designsP Balasubramanian, NE MastorakisWSEAS Transactions on Circuits and Systems 8 (2), 290-300, 2009472009
4-)
A delay efficient robust self-timed full adderP Balasubramanian, DA EdwardsIEEE 3rd International Design and Test Workshop, 129-134, 2008442008
5-)
A latency optimized biased implementation style weak-indication self-timed full adderP BalasubramanianFacta Universitatis, Series: Electronics and Energetics 28 (4), 657-671, 2015432015
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept