NEWS
Print Your Certificate
The 2025 AD Scientific Index is here—explore updated university and researcher rankings!
New! Young University / Institution Rankings 2025
New! The 2025 Edition of the AD Scientific Index is now live!
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
"Exciting Update! The 2025 Edition of the AD Scientific Index is now live!
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
login
Login
person_add
Register
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Sudhanshu Khanna
Texas Instruments Inc. - Dallas / United States
Others
AD Scientific Index ID: 4425477
-
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Congresses (0)
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Sudhanshu Khanna's MOST POPULAR ARTICLES
1-)
Flexible circuits and architectures for ultralow powerBH Calhoun, JF Ryan, S Khanna, M Putic, J LachProceedings of the IEEE 98 (2), 267-282, 20101422010
2-)
An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep …SC Bartling, S Khanna, MP Clinton, SR Summerfelt, JA Rodriguez, ...2013 IEEE International Solid-State Circuits Conference Digest of Technical …, 2013832013
3-)
Sub-threshold circuit design with shrinking CMOS devicesBH Calhoun, S Khanna, R Mann, J Wang2009 IEEE International Symposium on Circuits and Systems, 2541-2544, 2009832009
4-)
An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at 0 V Achieving Zero Leakage With 400-ns Wakeup Time for ULP …S Khanna, SC Bartling, M Clinton, S Summerfelt, JA Rodriguez, ...IEEE Journal of Solid-State Circuits 49 (1), 95-106, 2013832013
5-)
Impact of circuit assist methods on margin and performance in 6T SRAMRW Mann, J Wang, S Nalam, S Khanna, G Braceras, H Pilo, BH CalhounSolid-State Electronics 54 (11), 1398-1407, 2010742010
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept