NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 220 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
login
Login
person_add
Register
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Tsunghsien Tsai
Taiwan Semiconductor Manufacturing Company Ltd. - Hsinchu / Taiwan
Others
AD Scientific Index ID: 4544228
台湾半导体制造公司有限公司
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Tsunghsien Tsai's MOST POPULAR ARTICLES
1-)
14.5 A 1.22 ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0STH Tsai, MS Yuan, CH Chang, CC Liao, CC Li, RB Staszewski2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of …, 2015432015
2-)
Masking circuit and time-to-digital converter comprising the sameTH TsaiUS Patent 9,270,290, 2016192016
3-)
Phase-locked loop start up circuitCH Chen, MH Chou, TH TsaiUS Patent 9,112,507, 2015192015
4-)
A hybrid-PLL (ADPLL/charge-pump PLL) using phase realignment with 0.6-us settling, 0.619-ps integrated jitter, and− 240.5-dB FoM in 7-nm FinFETTH Tsai, RB Sheen, CH Chang, KCH Hsieh, RB StaszewskiIEEE Solid-State Circuits Letters 3, 174-177, 2020172020
5-)
System and method for RC calibration using phase and frequencyFW Kuo, TH Tsai, JL ChenUS Patent 8,314,652, 2012172012
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept