NEWS
New Feature!!!! University Subject Rankings in 12 branches
FOR SCIENTIST REGISTRATION FOR INSTITUTIONAL BULK REGISTRATION
FOR EDIT YOUR UNIVERSITY / INSTITUTION PAGE
Some differences of the AD Scientific Index
New Feature!!!! University Subject Rankings in 12 branches
List without CERN, Statistical Data etc. Only in AD Scientific Index
New Feature!!!! University Subject Rankings in 12 branches
AD
Scientific Index 2024
About Us
Methodology
Compare & Choose
Contact - FAQ
login
Login
person_add
Register
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
school
University Rankings
subject
University Subject Rankings
insights
Subject Rankings
place
Country Rankings
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
local_fire_department
Country Top Lists
Tsunghsien Tsai
Taiwan Semiconductor Manufacturing Company Ltd. - Hsinchu / Taiwan
Others
AD Scientific Index ID: 4544228
台湾半导体制造公司有限公司
Edit Form
Registration, Add Profile,
Premium Membership
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Congresses (0)
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Tsunghsien Tsai's MOST POPULAR ARTICLES
1-)
14.5 A 1.22 ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0STH Tsai, MS Yuan, CH Chang, CC Liao, CC Li, RB Staszewski2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of …, 2015432015
2-)
Masking circuit and time-to-digital converter comprising the sameTH TsaiUS Patent 9,270,290, 2016192016
3-)
Phase-locked loop start up circuitCH Chen, MH Chou, TH TsaiUS Patent 9,112,507, 2015192015
4-)
System and method for RC calibration using phase and frequencyFW Kuo, TH Tsai, JL ChenUS Patent 8,314,652, 2012172012
5-)
A 0.2 GHz to 4GHz Hybrid PLL (ADPLL/charge-pump-PLL) in 7nm FinFET CMOS featuring 0.619 PS integrated jitter and 0.6 US settling time at 2.3 mWTH Tsai, RB Sheen, CH Chang, RB Staszewski2018 IEEE Symposium on VLSI Circuits, 183-184, 2018142018
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept