NEWS
The 2025 AD Scientific Index is here—explore updated university and researcher rankings!
New! Young University / Institution Rankings 2025
New! The 2025 Edition of the AD Scientific Index is now live!
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
"Exciting Update! The 2025 Edition of the AD Scientific Index is now live!
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
login
Login
person_add
Register
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Top Lists
Venkat Abilash Reddy Nerallapally
nVidia Corporation - / United States
Others
AD Scientific Index ID: 5453099
Edit Form
Registration, Add Profile,
Premium Membership
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Congresses (0)
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Venkat Abilash Reddy Nerallapally's MOST POPULAR ARTICLES
1-)
Special session: in-system-test (IST) architecture for Nvidia drive-AGX platformsPKD Jagannadha, M Yilmaz, M Sonawane, S Chadalavada, S Sarangi, ...2019 IEEE 37th VLSI Test Symposium (VTS), 1-8, 2019172019
2-)
At-speed capture global noise reduction & low-power memory test architectureB Bhaskaran, S Chadalavada, S Sarangi, N Valentine, VAR Nerallapally, ...2017 IEEE 35th VLSI Test Symposium (VTS), 1-6, 201742017
3-)
Performing testing utilizing staggered clocksS Chadalavada, VAR Nerallapally, JD Kurien, B Bhaskaran, M Sonawane, ...US Patent 11,668,750, 202322023
4-)
On-chip execution of in-system test utilizing a generalized test imageMB Sonawane, SK Sarangi, S Chadalavada, RAJ Sumit, RKN Mahesh, ...US Patent 10,890,620, 202112021
5-)
Hybrid Performance Modeling for Optimization of In-System-Structural-Test (ISST) LatencyM Sonawane, VAR Nerallapally, A Hsu, S Sarangi2019 IEEE 37th VLSI Test Symposium (VTS), 1-6, 201912019
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept