NEWS
Institutional Subscription: Comprehensive Analyses to Enhance Your Global and Local Impact
New Feature: Compare Your Institution with the Previous Year
Find a Professional: Explore Experts Across 197 Disciplines in 221 Countries!
Find a Professional
Print Your Certificate
New! Young University / Institution Rankings 2025
New! Art & Humanities Rankings 2025
New! Social Sciences and Humanities Rankings 2025
Highly Cited Researchers 2025
AD
Scientific Index 2025
Scientist Rankings
University Rankings
Subject Rankings
Country Rankings
Login
Register & Pricing
insights
H-Index Rankings
insights
i10 Productivity Rankings
format_list_numbered
Citation Rankings
subject
University Subject Rankings
school
Young Universities
format_list_numbered
Top 100 Scientists
format_quote
Top 100 Institutions
format_quote
Compare & Choose
local_fire_department
Country Reports
person
Find a Professional
Zhiyi Yu
Fudan University - Shanghai / China
Others
AD Scientific Index ID: 744297
复旦大学
Registration, Add Profile,
Premium Membership
Print Your Certificate
Ranking &
Analysis
Job
Experiences (0)
Education
Information (0)
Published Books (0)
Book Chapters (0)
Articles (0)
Presentations (0)
Lessons (0)
Projects (0)
Subject Leaders
Editorship, Referee &
Scientific Board (0 )
Patents /
Designs (0)
Academic Grants
& Awards (0)
Artistic
Activities (0)
Certificate / Course
/ Trainings (0)
Association &
Society Memberships (0)
Contact, Office
& Social Media
person_outline
Zhiyi Yu's MOST POPULAR ARTICLES
1-)
A 167-processor computational platform in 65 nm CMOSDN Truong, WH Cheng, T Mohsenin, Z Yu, AT Jacobson, G Landge, ...IEEE Journal of Solid-State Circuits 44 (4), 1130-1144, 20093062009
2-)
An asynchronous array of simple processors for DSP applicationsZ Yu, M Meeuwsen, R Apperson, O Sattari, M Lai, J Webb, E Work, ...2006 IEEE International Solid State Circuits Conference-Digest of Technical …, 20061172006
3-)
AsAP: An asynchronous array of simple processorsZ Yu, MJ Meeuwsen, RW Apperson, O Sattari, M Lai, JW Webb, EW Work, ...IEEE Journal of Solid-State Circuits 43 (3), 695-705, 20081112008
4-)
A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domainsRW Apperson, Z Yu, MJ Meeuwsen, T Mohsenin, BM BaasIEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (10 …, 20071092007
5-)
A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scalingD Truong, W Cheng, T Mohsenin, Z Yu, T Jacobson, G Landge, ...2008 IEEE Symposium on VLSI Circuits, 22-23, 2008922008
ARTICLES
Add your articles
We use cookies to personalize our website and offer you a better experience. If you accept cookies, we can offer you special services.
Cookie Policy
Accept